Company News: Page (1) of 1 - 02/02/12 Email this story to a friend. email article Print this page (Article printing at page facebook

Verific Design Automation Adds UPF 2.0 Support to Growing Parser Platform

Available Standalone or Add-on to Existing SystemVerilog, VHDL Installations (February 02, 2012)

ALAMEDA, CA -- (Marketwire) -- 02/02/12 -- Verific Design Automation, supplier of industry-standard, IEEE-compliant SystemVerilog and VHDL front-end solutions, today announced immediate availability of a parser for the IEEE 1801-2009 Standard for Design and Verification of Low-Power Integrated Circuits.

Also known as Unified Power Format 2.0 (UPF 2.0), it was developed by standards organization Accellera and carries the support of multiple electronic design automation (EDA) vendors.

"We are happy to announce that we are having a fruitful collaboration with Verific on the UPF support of our products," remarks Chouki Aktouf, CEO at DeFacTo Technologies. "As we expected from previous collaborative experiences with Verific, our R&D team is having real positive interactions and getting outstanding support from Verific's R&D team."

Since its founding in 1999, Verific's software has served as the front end to a wide range of EDA and FPGA tools for analysis, simulation, verification, synthesis, emulation and test of register transfer level (RTL) designs. The UPF parser is part of Verific's Parser Platform and is available standalone or as an add-on to existing SystemVerilog and VHDL installations. As with all Verific's products, it is licensed as C++ source code.

About Verific Design Automation
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Website:

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins
Public Relations for Verific
(617) 437-1822
Email Contact

Copyright @ Marketwire

Page: 1

Related Keywords: Verific Design Automation, India, Marketwire, , india, Other,

Content-type: text/html  Rss  Add to Google Reader or
Homepage    Add to My AOL  Add to Excite MIX  Subscribe in
NewsGator Online 
Real-Time - what users are saying - Right Now!

Our Privacy Policy --- @ Copyright, 2015 Digital Media Online, All Rights Reserved