Who/What
, Inc., the leader in Electronic System Level (ESL) hardware design and Register Transfer Level (RTL) power optimization, announced that its CTO Anmol Mathur will give a tutorial on A New Approach for Power Aware Design and ....." />
Company News: Page (1) of 1 - 10/24/11 Email this story to a friend. email article Print this page (Article printing at MyDmn.com).print page facebook

REMINDER: Calypto Exec, Anmol Mathur, Speaks on Power Aware Design and Verification at IEEE ASIC Conference

(October 24, 2011)

XIAMEN, CHINA -- (Marketwire) -- 10/24/11 -- ASICON 2011

Who/What
Calypto® Design Systems, Inc., the leader in Electronic System Level (ESL) hardware design and Register Transfer Level (RTL) power optimization, announced that its CTO Anmol Mathur will give a tutorial on A New Approach for Power Aware Design and Verification Using Sequential Analysis Technology at the 9th International Conference on ASIC (ASICON 2011) in Xiamen, China.

When/Where
14:00-15:30, October 25, 2011
Room A, Xiamen International Seaside Hotel
Xiamen, China

Tutorial Abstract
Power is a key design goal in current System-On-Chip (SOC) designs. Almost all transformations that significantly lower design power at the RTL and micro-architectural levels are sequential in nature -- they change the behavior of the design in time. Sequential clock gating, memory gating, use of sleep modes for static power reduction, power gating and dynamic voltage scaling can all change the behavior of the design. This tutorial focuses on techniques for power-aware SOC design, and sequential equivalence checking and how it's used in design flows from system-level models to RTL.


For more information
For more information about ASICON please visit http://www.asicon.org/.
For more information about Calypto please visit at www.calypto.com.
To make an appointment with Calypto at ASICON, please email calypto_info@calypto.com.

About Calypto's Products
Calypto's Catapult® HLS (High Level Synthesis), SLEC® (Sequential Logic Equivalence Checking) and PowerPro® platforms are used by seven out of the top ten semiconductor companies and over 100 leading consumer electronics companies worldwide. Calypto's products enable ESL design, dramatically improve design quality and reduce power consumption of SOC devices.

About Calypto
Calypto® Design Systems, Inc. is the leader in ESL hardware design and RTL power optimization. Calypto, whose customers include Fortune 500 companies worldwide, is a member of the ARM Connected Community, Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program, the Mentor Graphics OpenDoor program, Si2 and is an active participant in the Power Forward Initiative. Calypto has offices in Europe, India, Japan and North America.
More information can be found at www.calypto.com.

Catapult, Calypto, PowerPro and SLEC are trademarks of Calypto Design Systems Inc.
All other trademarks are property of their respective owners.

Add to Digg Bookmark with del.icio.us Add to Newsvine

Press Contact:
Georgia Marszalek
ValleyPR, LLC for Calypto
+1-650.345.7477
Georgia@ValleyPR.com


Copyright @ Marketwire

Page: 1


Related Keywords: Calypto, ESL, Sequential Logic Equivalence Checking, SLEC, PowerPro, Catapult, Power, EDA, ASICON, RTL , India, China, Japan, Marketwire, Inc., , Consumer Electronics, Email, china, india, Other,

HOT THREADS on DMN Forums
Content-type: text/html  Rss  Add to Google Reader or
Homepage    Add to My AOL  Add to Excite MIX  Subscribe in
NewsGator Online 
Real-Time - what users are saying - Right Now!

Our Privacy Policy --- @ Copyright, 2015 Digital Media Online, All Rights Reserved